UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

ASIC Design Engineer-AI Engine

161856
San Jose, CA, United States
Nov 25, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Job Description

Xilinx is seeking a capable and motivated RTL/ASIC design engineer to be part of front end design team of next generation AI Engine. You will be take part in design and implementation of high-performance, low-power processor and accelerator IP for AI/ML applications.

Job Responsibilities

  • RTL design and debug of complex blocks in Verilog / System Verilog
  • Analyze design and make implementation choices to optimize timing and power
  • Work with verificaton and physical design teams to achieve high quality design and successful tapeout
  • Solve customer problems through innovative enhancements to product architecture/ micro-architecture

Education Requirements

BSEE or equivalent and 4 years of relevant work experience, or MSEE or equivalent with 2 years of experience


Requirements

Knowledge in following

  • ASIC design flow and direct experience with ASIC design in sub-20nm technology nodes
  • Digital design and experience with RTL design in Verilog/SystemVerilog
  • Circuit timing/STA, and practical experience with PrimeTime or equivalent tools
  • Low power digital design and analysis

Experience in following is desired

  • Understanding of FPGA architecture and implementation flow
  • Modern SOC tools including Spyglass, Questa CDC, Cadence Conformal, VCS simulation
  • TCL, Perl, Python scripting
  • Version control systems such as Perforce, ICManage or Git

Strong verbal and written communication skills

Experience in working with Linux environment

 

Share:

Similar Jobs

Director of Product Management, Compute

San Jose, CA, United States

Staff Design Engineer - SoC Integration

San Jose, CA, United States

Technical Marketing (AV Systems Architect)

San Jose, CA, United States

Technical Program Manager Advanced Packaging

San Jose, CA, United States

DFx Design Engineer

San Jose, CA, United States

Senior Software Development Engineer

San Jose, CA, United States

CyberSecurity Engineer

San Jose, CA, United States

Senior RTL Design Engineer

San Jose, CA, United States

Senior Application Engineer

San Jose, CA, United States

Staff Application Engineer

San Jose, CA, United States

Staff SOC Integration Design Engineer

San Jose, CA, United States

North America Payroll Manager

San Jose, CA, United States

ASIC Design Engineer-AI Engine

San Jose, CA, United States

Staff SoC Architect

San Jose, CA, United States

FPGA Architect

San Jose, CA, United States

Hardware Design Intern January 2022

San Jose, CA, United States

Senior Systems Design Engineer

San Jose, CA, United States

Business Manager - Datacenter Group

San Jose, CA, United States

Senior Product Management Engineer

San Jose, CA, United States

Staff Financial Analyst

San Jose, CA, United States