UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Staff Design Engineer - Circuit Design and Timing

161150
San Jose, CA, United States
Nov 18, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

 

Job Description

Applicants should possess very good knowledge about circuit and layout design in the area of chip level CLK network distribution, should have very good understanding of Jitter, Skew, Noise and their impact on CLK and system level performance.

The successful candidate will be responsible for leading people from different groups for Design Implementation and verification to achieve the optimal result.  It will require a proactive candidate with a proven record of success in cross functional and cross site team environment. The candidate is expected to have working knowledge in the following area

 

#mh

 

Job Qualifications

  • BS w/ 8+ yrs or MS w/ 6+ yrs or PhD with 3+ year of experience in Electrical Engineering, Computer Engineering or related equivalent 
  • Top level block level implementation using combination of Custom design/layout entry tool like Virtuoso and Design compiler and Place and Route methodologies
  • Work closely with digital, analog, and physical design teams to optimize for performance, power, and area 
  • Timing closure of the block using combination of Spice and STA timing analysis tool like Prime Time
  • Assist in the validation and debug silicon products in support of release to production
  • Good inter personal skills and communication skills to be able to interact well with other members in the functional teams of the business unit.
  • Participate in development planning, dependencies and scheduling.
  • Assist in the validation and debug silicon products in support of release to production.
  • Experienced in automating flows. Good scripting skills (TCL/Perl/Python)

 

Preferred Requirements:

  • Knowledge of FPGA and Vivado tools
  • Interact with tool vendors and debug tool related or IP related issues independently.

 

Xilinx is a US federal government contractor and subcontractor. As required by Executive Order, our US employees are required to be fully vaccinated against COVID-19 regardless of the employee’s work location or work arrangement (e.g., telework, remote work, etc.), subject to such exceptions as required by law. If selected, you will be required to be vaccinated against COVID-19 and submit documentation of proof of vaccination or have an approved accommodation by December 8, 2021.

 

Share:

Similar Jobs

Senior Software Development Engineer

San Jose, CA, United States

CyberSecurity Engineer

San Jose, CA, United States

Senior RTL Design Engineer

San Jose, CA, United States

Senior Application Engineer

San Jose, CA, United States

Staff Application Engineer

San Jose, CA, United States

Staff SOC Integration Design Engineer

San Jose, CA, United States

North America Payroll Manager

San Jose, CA, United States

ASIC Design Engineer-AI Engine

San Jose, CA, United States

SoC Architect

San Jose, CA, United States

FPGA Architect

San Jose, CA, United States

Hardware Design Intern January 2022

San Jose, CA, United States

Senior Systems Design Engineer

San Jose, CA, United States

Business Manager - Datacenter Group

San Jose, CA, United States

Senior Product Management Engineer

San Jose, CA, United States

Staff Financial Analyst

San Jose, CA, United States

Staff Financial Analyst

San Jose, CA, United States

Senior Staff Mixed Signal/RTL Design Engineer

San Jose, CA, United States

Staff Design Applications Engineer

San Jose, CA, United States

Business Systems Analyst

San Jose, CA, United States

Automotive Vertical Marketing Manager

San Jose, CA, United States

R&D Financial Analyst

San Jose, CA, United States

SerDes Applications Design Engineer

San Jose, CA, United States

SoC architect

San Jose, CA, United States