At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.
Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.
If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.
Xilinx is seeking a talented, self-driven and motivated Device & Timing model engineer to join its software development team in Hyderabad. The candidate will be responsible for design, development and maintenance, of Xilinx next generation device & timing models and capture tools. We are looking for smart, creative people who have a passion for solving challenging problems.
The ideal candidate has a strong background in SW engineering, data structures, verification processes, with strong fundamentals in scripting language and programming languages like C++. The canditate should have some background of Timing concepts & STA (Static Timing Analysis). The candidate should also have a strong understanding of SW quality and processes. And exposure to large scale design patterns sytle coding.