UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Verification Engineer

160901
San Jose, CA, United States
Sep 1, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

 

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve everyday problems and enhance people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world-class technology that improves the way we live and work. We are ONEXILINX.

 

Job Description

Xilinx Central Products Group (CPG) is looking for a Senior Design Verification Engineer, who can provide technical leadership and contribution on high-speed Memory Controller IP verification.  

 

The individual will help architect, develop and use simulation and/or formal-based verification environments, at block and full-chip FPGA level, to prove the functional correctness of DDR, LPDDR, HBM, RLD, and QDR, Memory Controller IP designs.

Your experience and expertise in developing advance SystemVerilog and UVM based testbench and Automation that can scale with Full-Chip will enable improved quality and execution of Xilinx’s devices.  

 

The individual will also collaborate with Architecture, Design, and Software teams to prove that the system-level architecture requirements are met as part of Pre-Si Functional Verification. 

Work includes Test Planning, testbench architecture, execution, tracking, coverage closure, and delivery to programs.

 

#mh

Job Qualifications

 

  • BS w/ 5+ yrs or MS w/ 3+ yrs or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • Candidate is expected to be a strong teammate with good communication and leadership skills and one who can positively and strategically influence the Memory Controller design teams with an eye towards improving overall product quality.
  • The ideal candidate has a proven track record on driving strategies and successful verification execution on Memory Controllers (DDR, LPDDR, HBM, RLDRAM, QDR), high-performance IPs, and/or SOC designs.
  • Knowledge of state-of-the-art memory controllers such as DDR, LPDDR, HBM, RLDRAM, and QDR. Requires strong understanding of current memory controller protocols and calibration (DDR3/4/5, LPDDR3/4/5, RLDRAM3, QDR2, QDRIV, HBM-Gen1/2/3), JEDEC specification, skew and jitter modeling.
  • Require a proven track record in technical leadership of teams with 5+ engineers. This includes planning, execution, tracking, verification closure, and delivery to programs.
  • Require experience with development of UVM/OVM and/or Verilog, System Verilog test benches, and usage of simulation tools/debug environments such as Synopsys VCS, Cadence IES to verify memory controller IPs.
  • Require a strong understanding of state-of-the-art verification techniques, including assertion and coverage-driven verification. Experience as a verification architect, establishing the verification methodology, tools, and infrastructure for high-performance IP and/or VLSI designs is a plus.
  • Require familiarity with verification management tools as well as an understanding of database management particularly as it pertains to regression management.
  • Experience with FPGA programming and software is a plus.
  • Experience with formal property checking tools such as Cadence (IEV), Jasper, and Synopsys (Magellan / VC Formal) is a plus.
  • Experience with gate-level simulation, power verification, reset verification, contention checking is a plus.
  • Experience with silicon debug at the tester and board level is a plus. 

 

 

Share:

Similar Jobs

Distinguished Engineer

San Jose, CA, United States

Finance Manager, DCG

San Jose, CA, United States

Director, Silicon Program Management

San Jose, CA, United States

Senior Staff Design Engineer - Lead

San Jose, CA, United States

Design Engineer

San Jose, CA, United States

SoC Integration Manager

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

DevOps Engineer

San Jose, CA, United States

Senior R&D Financial Analyst

San Jose, CA, United States

Principal Software Engineer

San Jose, CA, United States

Physical Optimization Architect

San Jose, CA, United States

Senior Systems Administrator

San Jose, CA, United States

Senior Financial Analyst

San Jose, CA, United States

Software Engineer

San Jose, CA, United States

Networking Timing Solution Architect

San Jose, CA, United States

Product Marketing Manager

San Jose, CA, United States

Technical Marketing Engineer - AI Engine/DSP

San Jose, CA, United States

AV Systems Architect

San Jose, CA, United States