At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.
Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.
If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.
Xilinx is looking for a talented individual to join the design group in the position of Staff Design Engineer to provide technical leadership towards the development of high speed memory controller designs (operating above 6.4 GHz data rate). This person will possess a deep knowledge in system level challenges, logic design and strong experience architecting complex high speed IP’s.
The successful candidate will work as a contributing member and as a lead of a team responsible for the architecture and design of next generation memory interfaces for Xilinx customers. Responsibilities include leading technically a team of designers, resolving system level challenges, architecting, implementing, documenting and validating the memory controller IP cores. The area of focus would be on high speed memory interfaces like DDR5, LPDDR5 DDR4, LPDDR4, and RLDRAM3. The candidate must have excellent inter-personal and communication skills and be able to work independently.
Xilinx holds a strong position in the FPGA all programmable paradigm. This position offers candidates exposure to the latest generation IP, tools, boards, FPGA products and the ability to design and develop high speed memory IP cores.
B.E/M.E/M.Tech or B.S/M.S in EE/CE with 9+ years of relevant experience.
5+ years of experience in memory controller design such as DDR4/3 or LPDDR4/3 or QDRII+/IV or RLDRAM.
Requires proven track record in technical leadership of teams with 3+ engineers.
Excellent Verilog and logic design concepts.
Working knowledge of C; embedded experience with MicroBlaze preferred
Hands-on experience with lab equipment including logic analyzers and high speed oscilloscopes
Working knowledge of signal integrity methods
Knowledge of bus protocols like AXI/AHB.
Excellent waveform debug skills using front end industry standard design tools like VCS, NCSIM, and ModelSim.
Excellent communication and problem solving skills.
Should have experience working in geographically dispersed team and should be a strong team player.