UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Standard Cell Design Engineer

160233
San Jose, CA, United States
Jul 12, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Standard cell group is looking for a motivated and experienced engineer to take on the important responsibility of characterizing and delivering quality standard cell models for all Xilinx hardware design needs. In this role you will:

  • Support and own CAD flow for stdcell library characterization
  • Enhance characterization utility to enable EM/IR and advanced CCS modeling
  • Develop new and enhance existing  timing qualification flow enhancements to improve timing model robustness

 

 

 

BSEE plus 5 years of of experience, or MSEE and 3 years in Library circuit design, characterization 

 

  • Good understanding of library characterization tool Liberate and/or Silicon Smart
  • Knowledge of RTL Verilog, DFT modeling
  • Understanding of spice netlist and extracted DSPF formats
  • Good understanding of design of common standard cell functionality
  • In-depth knowledge of timing Liberty format including Power, CCS, Variation Modeling
  • Understanding of various library design kit format and generation
  • Knowledge of device physics and process
  • Experience in Perl automation to qualify standard library design kits 
  • Understanding of analysis and sign-off tools including LEC, Primetime  
  • Knowledge of hspice and similar circuit simulators
  • Circuit design experience of state-of-the-art standard cells a plus
  • Experience in Synthesis using Design Compiler and P&R using ICC2 or Innovus a plus
Share:

Similar Jobs

Staff Modeling and Tool Development Engineer

San Jose, CA, United States

DSP Engineer Intern

San Jose, CA, United States

Technical Sales Engineer

San Jose, CA, United States

Staff Software Engineer

San Jose, CA, United States

System Software Applications Engineer

San Jose, CA, United States

Security/Cybersecurity Product Engineer

San Jose, CA, United States

Staff Modeling and Tool Development Engineer

San Jose, CA, United States

Staff RF Test Engineer

San Jose, CA, United States

Documentation Manager

San Jose, CA, United States

Senior Staff Software Engineer

San Jose, CA, United States

Senior Modeling and Tool Development Engineer

San Jose, CA, United States

PHY/PLL RTL Design Engineer

San Jose, CA, United States

Machine Learning Engineer - Video Compute

San Jose, CA, United States

Global Campaign Manager

San Jose, CA, United States

Research Engineer - Open Source

San Jose, CA, United States

RTL Timing Engineer

San Jose, CA, United States

SOC Design Engineer - Lead

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States