UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Phy/PLL Senior Staff Design Engineer

159864
San Jose, CA, United States
Apr 2, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Job Description

  • Be part of the IP team of next generation memory and chip-to-chip IO/PHY/PLL IPs. Key partner in the concept, architecture, design and micro-architecture phases of the IP
  • Participate in defining specification, testing and verification of the IP components.
  • Perform RTL-level design, including micro-architectural definition, of the digital portions of the IP architecture
  • Work closely with methodology, PD teams to implement RTL design into GDSII. Prior experience of collaborating with Physical Design teams in multiple successful ASIC/IP tapeouts.
  • Drive design closure thru synthesis, static-timing analysis, logical equivalency checking. Help improve flows and scripts for such tasks
  • Support post-silicon product bring-up and debug, and sign-off on test-plans and characterization reports.
  • Design support for SOC/FPGA integration teams, system HW/SW teams, and global operations/manufacturing teams.
  • Setup and analysis of lint, synthesis, timing closure and DFT coverage reports 
  • Define or participate in micro-architecture definition and drive for power, performance and area (PPA) targets/enhancements 
  • Influence the methodology on mixed signal IP flows on simulations, timing closure. Participate in establishing CAD and design methodologies for correct by construction designs.
  • Support SOC/FPGA integration activities 
  • Ability to handle multiple projects/tasks successfully
  • Knowledge of xDDR4-5/HBMx DRAM protocol; high-speed parallel bus and interface PHYs
  • Experience designing or integrating IP
  • Experience in high speed and low power digital design using advanced deep micron process
  • Experience with highly configurable designs

 

#mh

Job Qualifications

Education Requirements

BS with 12+ years of exp or MS 8+ years of exp or PhD with 5+ years of exp in Engineering, Electrical Engineering or Computer Engineering or related equivalent

 

  1. Experience working on IO sub-system IP Design for high performance, low power FPGA/SOC designs
  2. Good knowledge of industry standards and practices Digital Design workflows and methodologies
  3. Prior experience in micro-architecture and RTL design of high-speed logic.
  4. Knowledge of the IP/SoC level timing closure flow and methodology.
  5. Strong command of Verilog/System Verilog language. Familiarity with synthesis, logic equivalence, DFT and backend related methodology and tools. Strong command of simulation, lint, synthesis, CDC analysis, STA, formal verification, functional coverage, design for test, and design methodologies
  6. Experience in IP/ASIC timing constraints generation and timing closure. Expertise in STA tools and flow. Experience in timing constraints generation and management
  7. Strong background in Constraint analysis and debug, using industry standard tools.
  8. Familiarity with basic FPGA/SoC Architecture, front-end SOC/Digital IPs design flows, including design, simulation, synthesis, and timing analysis/closure and sign-off.
  9. Demonstrated proficiency in Verilog and digital design.
  10. Expertise in some or all the following areas is beneficial:
    1. Experience in the design of digital circuits and components in RTL, building/own the top-level integration as well as in synthesis, timing closure, and power-optimization of digital designs. 
    2. SerDes/DDR PHY Design experience on high performance, low power FPGA/SOC designs
    3. Hands on experience on Lint/CDC, SDC ownership and qualification, Timing ECO iterations, debugging in mixed-signal simulation environment, etc. 
    4. Understanding of the mixed signal IP flow with modelling and simulation. 
    5. Soft/Hard IP core delivery and handoff.
    6. Experience coding within Verilog and/or System Verilog along with scripting languages such as Perl, Tcl, or Python.  work as part of design team on timing and functional fixes/ECOs
    7. Experience in cross interaction with verification, DFT and physical design teams. 
    8. DFT design and methodologies especially for Logic BIST.
  11. Work with IP lead, project-manager, system architects, IC designers and physical designers to guarantee quality/timely deliverables meeting project’s schedule and technical requirements
  12. Proven track record of on-time IP delivery to SOC teams and successfully taking designs to production
  13. Experience with back-end flows, especially place-and-route, is beneficial.
  14. Excellent verbal, and interpersonal communication skills.
  15. Excellent technical communications. Ability to produce technical documentation.
  16. Able to operate without direct supervision but also work cross-functionally, cross-geographies collaborating and being part of a multi-disciplinary team in a dynamic/fast paste environment.
  17. Exhibit strong initiative and ownership of tasks and responsibilities. Seek help proactively as well as share and pass on knowledge
Share:

Similar Jobs

Competitive Product Marketing

San Jose, CA, United States

Systems Design Engineer

San Jose, CA, United States

Senior Modeling and Tool Development Engineer

San Jose, CA, United States

PHY/PLL RTL Design Engineer

San Jose, CA, United States

Senior Software Engineer - Video/ML

San Jose, CA, United States

Senior Customer Operations Account Manager

San Jose, CA, United States

Global Campaign Manager

San Jose, CA, United States

Technical Program Manager- Software

San Jose, CA, United States

Research Engineer - Open Source

San Jose, CA, United States

RTL Timing Engineer

San Jose, CA, United States

SOC Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Staff Design Verification Engineer

San Jose, CA, United States

Staff SOC Design Engineer

San Jose, CA, United States

Senior SoC Verification and Testing Engineer

San Jose, CA, United States

NPI Planning Intern/Co-op

San Jose, CA, United States

Data Center Silicon Product Manager

San Jose, CA, United States

SI/PI Design Engineer

San Jose, CA, United States

Staff System Design Engineer

San Jose, CA, United States

Route/Algorithms - Software Engineer

San Jose, CA, United States

Contractor - Senior Circuit Design Engineer

San Jose, CA, United States