DescriptionAt Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.
Thorough understanding of complete ASIC timing closure flow.
Must have gone through multiple tape out experiences, ECO cycles (Timing and Functional)
Expertise with industry standard STA tools like Primetime , PT based tcl scripting is a must
Should have prior experience with block and full-chip constraints development and providing guidance to RTL and PD teams to help meet the timing spec
Should understand the complete physical design aspects/stages related to timing closure.
Hands-on with PnR on few blocks would be helpful.
Good understanding of physical closure, floor plan, CTS, routing, timing, noise, crosstalk, electro migration, IR drop, process variations, characterization, 3D ICs, low power cmos, digital logic and circuit design, ASIC/ SOC integration.
After initial flow/methodology ramp-up, should be able to operate independently and drive issues to closure working with cross-site and cross functional teams.
Should be able to drive new flows/methodologies deployment efforts/activities
Good verbal and written communication skills is a must.
Should be a very good team player and be able to guide junior engineers on day-to-day issues/problems
Education Requirements : Bachelors/Masters in Electrical/Electronics Engineering
Years of Experience : 12+ years of relevant experience