UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

IC Design Engineer - SoC Integration

159251
San Jose, CA, United States
Oct 22, 2020

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

 

Job Responsibilities:

As a member of the SoC Physical Integration team, you'll interface with various engineering groups, including design, CAD, software, and product engineering, across various geographies to work towards the physical verification and tape out of Xilinx SoC FPGA/ACAP products. Common essential duties and responsibilities include, but are not limited to: 
 
- Defining and developing flows and methodologies for chip level integration
- Developing tools for design verification or efficiency
- Designing (RTL and custom), verifying, and integrating FPGA/ACAP sub-blocks
- Executing chip level physical verification

 

#mh

 

Job Qualifications

Bachelor’s Degree w/2+ years or Master’s in Electrical Engineering or Computer Engineering or related equivalent

- Basic understanding of FPGA architecture
- Knowledge of and/or experience with design and verification tools such as Virtuoso and Calibre
- Knowledge of and/or experience with P&R tools
- Fundamental circuit design knowledge including simulation experience with Spice and Verilog
- Strong debug skills
- Scripting experience using Perl, Python, TCL, C-shell, Make and/or other scripting languages
- Knowledge and experience with basic Unix data management and job control
- Excellent written and oral communication skills

 

Share:

Similar Jobs

Software Engineering Intern-AI/ML

San Jose, CA, United States

PHY/PLL Senior RTL Design Engineer

San Jose, CA, United States

Staff Design Verification Engineer

San Jose, CA, United States

Senior Technical Program Manager

San Jose, CA, United States

Supply Chain Program Manager

San Jose, CA, United States

NPI Lab Technician

San Jose, CA, United States

Senior Test Automation Software Engineer

San Jose, CA, United States

Senior Staff Product Development Engineer

San Jose, CA, United States

Middle End Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

RTL CAD Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

ASIC/SOC Design Engineer

San Jose, CA, United States

FPGA Full Chip Timing Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

DFT (Design-for-Test) Engineer

San Jose, CA, United States

STA EMIR Methodology Engineer

San Jose, CA, United States

Design Intern - SoC Integration

San Jose, CA, United States