UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Timing Engineer

159250
San Jose, CA, United States
Oct 26, 2020

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Job Responsibilities:

As a member of SoC Design and Integration team, you will:

  • Own key full chip timing activities, deliver timing and noise signoff meeting the defined requirements
  • Responsible for defining and implementing interface timing coverage. Coordinate and work closely with various engineering groups, including frontend design, CAD, physical design and device software modeling
  • Responsible for deriving ECOs for necessary timing and noise fixes leading to full chip timing closure for the targeted block interfaces
  • Participate in methodology development related to block level and chip level timing signoff. 
  • Define and Implement the necessary automation to facilitate timing closure setup and analysis, data manipulation, results summary, timing and noise violation debugging, and ECO generations 

#mh

Job Qualifications

  • Bachelor’s Degree w/5+ years or Master’s with /3+ years or PhD in Electrical Engineering or Computer Engineering or related equivalent
  • In depth working knowledge of Static Timing Analysis tools and flows, preferably in PrimeTime tool set
  • Basic knowledge of FPGA architecture
  • Proficiency in automation scripting in Perl, TCL, or Python
  • Strong design timing debugging skills
  • Good verbal and written communication and presentation skills 

Desired Qualifications

  • Working knowledge of SOC Design and analysis techniques
  • Experience with industry standard EDA tools for synthesis, physical design and electrical analysis  
Share:
 

Similar Jobs

Facilities Maintenance Technician

San Jose, CA, United States

DevOps - Software Build Engineer

San Jose, CA, United States

PHY/PLL Senior RTL Design Engineer

San Jose, CA, United States

Staff Design Verification Engineer

San Jose, CA, United States

Supply Chain Program Manager

San Jose, CA, United States

Senior Test Automation Software Engineer

San Jose, CA, United States

Senior Staff Product Development Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

RTL CAD Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

ASIC/SOC Design Engineer

San Jose, CA, United States

FPGA Full Chip Timing Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

DFT (Design-for-Test) Engineer

San Jose, CA, United States

STA EMIR Methodology Engineer

San Jose, CA, United States

Design Intern - SoC Integration

San Jose, CA, United States