At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.
Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.
If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.
This position for a CAD Engineer will be critical to shaping the next generation of FPGA products from Xilinx, the leader in FPGAs. It requires interfacing with large design teams across the globe and owning methodology development for next generation synthesis, place and route flows. Successful candidate would be responsible for automation of PnR flows and methodologies for the 7nm technology node as well as work closely with the EDA vendors to identify innovative solutions and track methodology issues.
Role and Responsibilities:
· Responsible for developing Place and Route methodologies for various designs at advanced technology nodes
. Responsible for deploying advanced features such as UPF based low power flow, and hierarchical flow
· Script out utilities to automate different pieces of the implementation flow
· Support design teams at global sites through multiple PnR flow stages
. CAD flow and Methodology development as well as physical implementation on advanced process nodes such as 7nm is preferred
Education Requirements : B.Tech or M.Tech
Years of Experience : 6-8 Years