UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Description
At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.
The engineer will work as part of a cell library design team, in close collaboration with the design automation teams to develop and enhance the development and regression platforms.
The engineer’s main responsibilities are the design and development of advanced technology node standard cell libraries. These libraries contain both traditional and complex standard cells that significantly enhance implementation turnaround time while maintaining circuit performance with improved area/power trade-offs.
Cell based design/ Place and Route methodology is playing a more significant role in our deep submicron designs, due to both design complexity and the challenges poised from the process technology.
In this highly visible role, the engineer will be working on multi disciplines, with a critical impact on getting functional products to market quickly. The engineer is to be self-motivated to continuously develop skills and accept a variety of
responsibilities as part of contributing to the design centre’s success. Also, the engineer is to be able to communicate well and demonstrate a positive learning attitude.
Job Description
Responsible for developing optimal circuit solutions using advanced technology nodes that enables better design performance, with improved area/power tradeoffs
Responsible for developing of standard cell source database and to perform cell modelling, which includes timing, functional and power models etc
Responsible for developing and updating the standard cell design regression flows
Engage with design teams to understand new library cell requirements such as static timing analysis, EMIR and P&R requirements
Maintenance of the standard cell source database and regression platform
Verification of functionality, performance, and power of all deliverables
Evaluate best in class EDA tools in the industry
Skills & Experience
Interpersonal Skills
Education Requirements
Minimal a bachelor degree in Electrical and Electronics Engineering, Computer Science or Computer Engineering.