We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

IC Package Design Staff Engineer

Taichung, Taiwan, Taiwan
Mar 31, 2021


Job Description


At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Job Responsibilities:

  • Manage IC packaging activity from concept thru development, qualification and HVM
  • Actively participate, work with vendors and cross-functionally for technology risk analysis, mitigation plans, qualification timelines to ensure robust package quality, yield & reliability
  • Direct interface with vendors (foundry, OSAT, substrate suppliers etc) to generate & maintain design integration documents, process flows, KPIs, risk registers, BOMs, DOEs, build trackers & action items
  • Coordinate EFA/PFA activities, track yield/reliability pareto, data analysis & follow through issue resolution
  • Generate internal & external presentations, technical reports for periodic engineering reviews

  • BS/MS in Materials Science, Mechanical Engineering, Electrical Engineering or other semiconductor packaging related discipline
  • 3+ yrs. experience with advanced microelectronics packaging, Fan out RDL, 2.5D, MCM, 3D, heterogeneous SIP and high performance build-up substrates,
  • Deep understanding of MEOL/BEOL process integration, SPC, DOE, material trends, design rules capability for organic & ceramic flip chip package
  • Hands on knowledge of package reliability requirements, industry standards such as JEDEC, IPC, failure analysis techniques, and interpretation of failure modes
  • Experience collaborating with foundries, assembly service providers & subcontractor management is strongly preferred
  • Strong problem solving, communication, organizational, interpersonal, and presentation skills