UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Digital IC Design Engineer

158428
San Jose, CA, United States
Oct 6, 2020

Share:

Job Description

Description

 

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible. 

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives. 

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Job Description:

This position entails working on digital IC design integration of clock management blocks and clock distribution for next generation FPGAs. Candidate will support aspects of the entire design process including RTL design and functional verification, schematic generation and/or synthesis, layout place and route, timing and electrical verification, and working with test engineers on silicon verification and characterization. They should be able to receive instruction from others and work well on a team.

Qualifications:

  • BS with 2+ years of relavent experinece or MS in Electrical Engineering or Computer Engineering or related equivalent field.
  • Special Requirements: Must have coursework / advance level coursework / project background in the following:
  1. Transistor level and standard cell-based design and verification;
  2. SPICE and Static Timing Analysis (STA) simulators;
  3. Programming in Verilog for design and DFT
  4. Knowledge of Perl , Python and/or other scripting language
  5. Writing constraints for design synthesis
  6. Ability to debug design issues
Share:

Similar Jobs

Design Intern - SoC Integration

San Jose, CA, United States

Senior Design Verification Engineer

San Jose, CA, United States

Staff Software Engineer

San Jose, CA, United States

Senior Technical Program Manager

San Jose, CA, United States

Vivado Implementation Tools Intern

San Jose, CA, United States

Product Line Manager-Wired & WIreless Group

San Jose, CA, United States

FPGA System Engineer

San Jose, CA, United States

Engineering Program Manager

San Jose, CA, United States

Senior Staff DFX Engineer

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

Senior Mixed Signal/Analog Design Engineer

San Jose, CA, United States

Staff Analog/Mixed-Signal Design Engineer

San Jose, CA, United States

Staff Software Engineer

San Jose, CA, United States

Senior Manager of SOC Development

San Jose, CA, United States

Program Manager

San Jose, CA, United States

Senior Design Verification Engineer

San Jose, CA, United States

Director Boards Technical Program Manager

San Jose, CA, United States

RADAR/EW Systems Architect

San Jose, CA, United States

SerDes Validation and Characterization Intern

San Jose, CA, United States