UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Architecture Engineer Intern

158422
San Jose, CA, United States
Mar 9, 2020

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI). 



The Xilinx FPGA Architecture group is seeking a dynamic architecture engineer (intern), based in San Jose, CA. The candidate will be involved in architecture design, verification and analysis, hardware modelling and system integration, system-level simulation and prototyping, performance validation, and/or architectural trade-off analysis. This is an ideal position for a would-be engineer with a keen interest in computer architecture, machine learning accelerators and FPGA architecture.

 

Job Description includes:

  • SoC architecture design, verification and analysis
  • Hardware modelling and system integration
  • System-level simulation and prototyping
  • Performance validation
  • Architectural trade-offs analysis
Job Requirements
  • Strong analytical problem solving, and attention to details
  • Knowledge of C/C++, Python programming and hardware modelling (Verilog/SystemC)
  • Knowledge of Linux and hardware design tools (Vivado Deisgn Suite, SDx)
  • Knowledge of Processor, on-chip networks and FPGA/SoC architecture
  • Knowledge of Machine Learning (ML) accelerators and systolic array architectures is a plus
  • Good written and verbal communication


Education Requirements

- Pursuing MS or PhD in EE, Computer Engineering or equivalent field

Share:

Similar Jobs

Director of Systems & Solutions Architecture

San Jose, CA, United States

Compiler Intern

San Jose, CA, United States

System Validation Intern

San Jose, CA, United States

PHY/PLL Senior RTL Design Engineer

San Jose, CA, United States

Legal Team Intern

San Jose, CA, United States

System Engineering Intern

San Jose, CA, United States

Cloud Storage Administrator

San Jose, CA, United States

Senior Web Development Manager

San Jose, CA, United States

Sales Enablement Coodinator

San Jose, CA, United States

Senior Financial Analyst

San Jose, CA, United States

Senior Design Engineering Manager

San Jose, CA, United States

Public Relations Senior Manager

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

Architecture Engineer Intern

San Jose, CA, United States

Trade Compliance Specialist

San Jose, CA, United States

Staff Network/Cloud Engineer

San Jose, CA, United States

FPGA SOC Design Methodology Intern

San Jose, CA, United States

Senior Human Resources Business Partner

San Jose, CA, United States

GOQ PTE Characterization Intern

San Jose, CA, United States