UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

FPGA SOC Design Methodology Intern

158322
San Jose, CA, United States
Feb 13, 2020

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.



This Intern position may involve various design, analysis and methodology development activities such as:
  • Circuit simulation and analysis using Spice
  • Digital design using Verilog or VHDL
  • Static timing analysis
  • Electrical power/ EMIR analysis
  • Scripting with PERL/Python
  • Methodology Development

Education Requirements:
  • Pursuing a Master's degree in Electrical Engineering, Computer Engineering or related field.
  • Hardware Tool skills:
    • Experience with Spice
    • Experience with Primetime 
    • Experience with Redhawk a plus
  • Software skills
    • Verilog,
    • TCL, 
    • Perl/ Python  
  • Local School Candidates from Bay Area preferred

Summer 2020 Internship

Duration: 3 months

Share:

Similar Jobs

Senior Systems Design Engineer

San Jose, CA, United States

FPGA SOC Design Methodology Intern

San Jose, CA, United States

Senior Human Resources Business Partner

San Jose, CA, United States

GOQ PTE Characterization Intern

San Jose, CA, United States

GOQ PTE Characterization Intern

San Jose, CA, United States

North America Payroll Manager

San Jose, CA, United States

Senior External & Internal Reporting Manager

San Jose, CA, United States

Commercial Transactions Attorney

San Jose, CA, United States

IC Packaging Architect

San Jose, CA, United States

Senior Design Verification Engineer

San Jose, CA, United States

Engineering Program Manager

San Jose, CA, United States

Staff Design Verification Engineer

San Jose, CA, United States

Staff Design Engineer

San Jose, CA, United States

Staff Design Engineer

San Jose, CA, United States

Staff Design Engineer

San Jose, CA, United States

Staff Design Engineer

, United States

Senior Design Engineer

, United States

Senior Product Applications Engineer

San Jose, CA, United States

Chief Information Officer

San Jose, CA, United States

Front-End AEM Web Developer

San Jose, CA, United States

Media Specialist

San Jose, CA, United States

Data Center Product Applications Engineer

San Jose, CA, United States

Senior Pricing & Quoting Analyst

San Jose, CA, United States