UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Memory Design and Architecture Engineer

157066
San Jose, CA, United States
May 16, 2019

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!


Responsibilities

   Design and implementation of Dram Memory controllers

   Micro-architecture and RTL implementation

   Work closely with Verification and Validation team

   Work with Physical design for timing constraints, timing closure and Physical implementation

 

Job requirement

·   Work experience with DDR SDRAM Memory System: DDR4/DDR5, LPDDR4/5

·   Experience in Verilog, System Verilog, LINTing, CDC, Power

·   Fundamental understanding of high speed digital design and mixed signal interfaces

·   Knowledge of DFX is a plus

·   Knowledge of C++, python, perl is a plus

·   Excellent analytical and debug skills

·   Excellent written and oral communication skill

 

Education Requirements 

      

  • Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering 

 

Years of Experience

       8+ years of relevant design experience


Share:

Similar Jobs

Senior Manager – NPI Forecasting

San Jose, CA, United States

Senior Staff Reliability Engineer

San Jose, CA, United States

Database Acceleration Solution Architect

San Jose, CA, United States

AI Engineer Intern

San Jose, CA, United States

Product Line Manager - FPGA

San Jose, CA, United States

Senior Design Engineer - SoC/STA

San Jose, CA, United States

Data Analyst – Support Sales Operations

San Jose, CA, United States

Financial Analyst - Corporate FP&A

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Heterogenous Computing Engineer

San Jose, CA, United States

Ecosystem Alliance Partner Manager

San Jose, CA, United States

Systems Engineering Intern

San Jose, CA, United States

Senior Staff Network Engineer

San Jose, CA, United States

Senior Financial Analyst

San Jose, CA, United States

Senior Mechancial Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

Sales Program Manager

San Jose, CA, United States

Staff Customer Quality Engineer

San Jose, CA, United States