UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

ASIC SoC Design Engineer

156913
San Jose, CA, United States
Apr 17, 2019

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!



We have an opening for a Hardware Design Engineer in the SOC Design team. This team is designing silicon for the Adaptable Compute Acceleration Platform.

 

In this highly visible role, you will:

  • Own design and implementation of blocks to meet functional, timing, area and power requirements
  • Guide and review verification for blocks owned
  • Design and implement logic functions that enable efficient test and debug
  • Participate in silicon bring-up for features owned
  • Implement Automation to increase design team efficiency
  • Participate in build management

 

#mh

  • Required Qualifications
    • BS with 3+ yrs exp, MS with 1+ yrs exp in Electrical Engineering, Computer Engineering or related equivalent 
    • Experience in designing blocks for an SOC
    • Experience in integrating ASIC IP into SOC
    • Experience writing timing constraints and exceptions in TCL or SDC syntax
    • Experience with automation using scripting techniques such as PERL, Python or TCL
    • Experience running standard quality checks such as Lint and CDC
    • Experience designing with multiple power domains including writing UPF
    • Simulation experience and experience building block level verification suites
    • Experience with synthesis, static timing analysis & optimization
    • Ability to develop clear and concise engineering documentation
    • Experience with industry-standard EDA tools from Cadence, Synopsys or Mentor
    • Excellent verbal and written communication skills
    • Excellent organizational skills and attention to detail

 

  • Desired Qualifications
    • Understanding of ARM architecture and APB, AXI, CHI protocols
    • Understanding of industry standard communication protocols such as PCIe
    • Experience running automated quality checks on timing constraints
    • MBIST, LBIST, Scan, Scan Compression, ATPG and JTAG design
    • Experience working in design teams distributed over multiple sites
    • Post-silicon validation and debug experience
    • FPGA knowledge and emulation experience
    • Xilinx ISE or Vivado Design Suite and Xilinx Embedded Development Kit

Share:

Similar Jobs

Finance Manager

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

ASIC Design Engineer

San Jose, CA, United States

SoC Architect

San Jose, CA, United States

Technical Design Lead Engineer

San Jose, CA, United States

Event Program Manager

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

FPGA Fabric Architecture

San Jose, CA, United States

Senior Manager – NPI Forecasting

San Jose, CA, United States

Business Analyst – Revenue Compliance

San Jose, CA, United States

Senior Staff Reliability Engineer

San Jose, CA, United States

Database Acceleration Solution Architect

San Jose, CA, United States

Product Line Manager - FPGA

San Jose, CA, United States

Data Analyst – Support Sales Operations

San Jose, CA, United States

Heterogenous Computing Engineer

San Jose, CA, United States

Ecosystem Alliance Partner Manager

San Jose, CA, United States