UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

SOC Verification and Testing Engineer

156363
San Jose, CA, United States
Dec 18, 2018

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!


The SoC Verification and Testing Engineer will work as part of the Product Verification team with the responsibility for SOC verification and testing.  They will perform device level and system level verification, validation and debug, both in simulation, emulation and in post-silicon for next generation Xilinx Zynq MPSOC. In addition, they will be required to work with cross functional teams such as design, verification and scan test to develop and maintain simulation flows, debug procedures, verification components / environments, evaluation cards and test plans that facilitate timely SOC failure root causing and functional test coverage goal closure.

 

The successful candidate must have good follow-through and show a commitment to quality and opportunities to define and implement debug tools, test methodologies and strategies for SOC testing and diagnosis.

 

Responsibilities:

  • Participate in SOC system level test work including sub-system and full chip simulation, functional test development, system boot sequence, system random test and functional failure diagnosis
  • Assist in bring-up and test activities for post-silicon validation
  • Maintain and document a library of SOC verification, testing and diagnostics components/tools/evaluation card targeting ARM processors and Xilinx processors

Qualifications: 

  • MS in Electrical Engineering/Computer Science 
  • 5+ years experience verifying/testing/debugging SOC low level software and hardware issues
  • Strong Verilog/System Verilog skill to understand hardware functionality
  • Be competent to carry out the simulation related work such as testbench setup and waveform based debug
  • Familiar with C low level programming and scripting languages (Perl/TCL/Python)
  • Strong analytic, communication and teamwork skills
     

Preferred Qualifications:

  • Familiar with ARM processor architecture and Xilinx MicroBlaze
  • ARM SOC pre-silicon simulation and post-silicon validation
  • Experience debugging processor and cache related issues
  • Work experience related to system random test 
  • Familiar with system boot sequence such as BSP (Board Supporting Package) and FSBL (First Stage Boot Loader)
  • Experience with embedded software development and debug tools, including compilers, GIT, emulators, UART, JTAG and serial debuggers
  • FPGA design experience with Vivado IP generation
  • Knowledge in fault models such as Stuck-at, Transition, Path Delay, IDDQ, and other models
     

 

Share:

Similar Jobs

Human Resources Intern

San Jose, CA, United States

Senior Security Operations Specialist

San Jose, CA, United States

FPGA as a Service in Cloud, Intern

San Jose, CA, United States

Application / Design Engineer - SerDes

San Jose, CA, United States

Staff Software Engineer

San Jose, CA, United States

Machine Learning Intern

San Jose, CA, United States

Assembly & Package Staff Engineer

San Jose, CA, United States

Senior Staff Software Engineer (EDA)

San Jose, CA, United States

Senior Staff Software Engineer (EDA)

San Jose, CA, United States

Program Manager

San Jose, CA, United States

Senior Staff Software Engineer (EDA)

San Jose, CA, United States

Senior Staff Software Engineer (EDA)

San Jose, CA, United States

Architecture Engineer Intern

San Jose, CA, United States

Staff Product Characterization Engineer

San Jose, CA, United States

Heterogenous Computing Engineer

San Jose, CA, United States

Application / Design Engineer - SerDes

San Jose, CA, United States

Serdes Analog/Mixed Signal Design Engineer

San Jose, CA, United States

Serdes Analog/Mixed Signal Design Engineer

San Jose, CA, United States

Staff Design Engineer (Machine Learning)

San Jose, CA, United States

Staff Design Engineer

San Jose, CA, United States

Quality Assurance Engineer

San Jose, CA, United States