UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Sr Design Verification Engineer

155880
San Jose, CA, United States
Oct 10, 2018

Share:

Job Description

Description

 

Memory Controller IP Verification (DDR, LPDDR, RLDRAM, QDR, HBM)
 
Xilinx FDST Verification group is looking for a Senior Design Verification Engineer to provide technical leadership and contribution on high speed Memory Controller IP Verification. The individual will help design, develop and use simulation and/or formal based verification environments, at block and full chip FPGA level, to prove the functional correctness of DDR, RLD, QDR, and HBM Memory Controller IP designs.
 
The ideal candidate is one who has hands-on experience with verification execution on Memory Controllers (DDR, LPDDR, RLDRAM, QDR, HBM), high performance IPs and/or SOC designs.
 
Require hands on experience with verification of state of the art memory controllers such as DDR, LPDDR, RLDRAM and QDR, and HBM. Requires understanding of current memory controller protocols and calibration (DDR3/4, LPDDR3/4, RLDRAM3, QDR2, QDRIV, HBM-Gen1/2), JEDEC specification, board skew and jitter modeling.
 
Candidate is expected to be a strong team player with good communication and leadership skills and one who is able to positively and strategically influence the Memory Controller design teams with an eye towards improving overall product quality.
#mh

 

 

  • Requires BS w/ 4+ yrs or MS 2+ yrs or PhD in Electrical Engineering, Computer Engineering, Computer Science or related equivalent.
  • Require experience with development of UVM/OVM and/or Verilog, System Verilog test benches and usage of simulation tools/debug environments such as Synopsys VCS, Cadence IES to verify memory controller IPs.
  • Require understanding of state of the art of verification techniques, including assertion and metric-driven verification. Experience as a verification architect, establishing the verification methodology, tools and infrastructure for high performance IP and/or VLSI designs is a plus.
  • Require familiarity with verification management tools as well as understanding of database management particularly as it pertains to regression management.
  • Experience with FPGA programming and software is a plus.
  • Experience with formal property checking tools such as Cadence (IEV), Jasper and
  • Synopsys (Magellan / VC Formal) is a plus. 
  • Experience with gate level simulation, power verification, reset verification, contention checking is a plus.
  • Experience with silicon debug at the tester and board level, is a plus.
Share:

Similar Jobs

Design Engineering Intern

San Jose, CA, United States

Intern - Software Engineer

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Administrative Assistant

San Jose, CA, United States

Human Resources Representative

San Jose, CA, United States

System Validation Engineer

San Jose, CA, United States

Sr. Staff FPGA Characterization Engr.

San Jose, CA, United States

Serdes STA Engineer

San Jose, CA, United States

Serdes PHY Design Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Serdes Analog/Mixed Signal Design Engineer

San Jose, CA, United States

Validation Engineer

San Jose, CA, United States

SerDes Validation Engineer

San Jose, CA, United States

SerDes Architecture and Modeling Engineer

San Jose, CA, United States

Serdes PHY Design Engineer

San Jose, CA, United States

Senior SoC/ASIC Design Verification Engineer

San Jose, CA, United States

IT Merger & Acquisition Director

San Jose, CA, United States