UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design Engineer

155364
Hyderabad, India, India
Jul 13, 2018

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!

 

Design Engineer 2

  • Responsible for Physical Design from RTL to GDS2 for blocks at the 7nm technology node.
  • Experience in physical design, and IC design flow (RTL to GDSII implementation) including flow steps such as floorplanning, powerplanning, CTS and routing is required.
  • Proficient in signoff checks viz. static timing analysis (STA), physical verification, EMIR analysis and timing closure.
  • Working experience in PERL and TCL programming.


 

Education Requirements
Master’s/Bachelor’s Degree in Electrical/Electronics Engineering


Years of Experience

  • 3 to 5  years of experience in ASIC Synthesis, PnR flows and design closure.
Share:

Similar Jobs

Senior Software Engineer 2

Hyderabad, India, India

Senior Embedded Driver Developer

Hyderabad, India, India

Staff Design Engineer - Timing Closure

Hyderabad, India, India

Senior Design Engineer 2

Hyderabad, India, India

Design Engineer 2

Hyderabad, India, India

Staff Design IP Engineer

Hyderabad, India, India

STAFF SYSTEMS DESIGN ENGINEER

Hyderabad, India, India

STAFF SYS DESIGN ENGR

Hyderabad, India, India

Senior Systems Design Engineer

Hyderabad, India, India

Technical Lead - Software development

Hyderabad, India, India

Senior Packaging Design Engineer

Hyderabad, India, India

Senior Design Engineer-2

Hyderabad, India, India

Technical Writer

Hyderabad, India, India

Verification/Validation Engineer

Hyderabad, India, India

FPGA Design Engineer

Hyderabad, India, India

Staff Design Engineer

Hyderabad, India, India

Staff Design Engineer

Hyderabad, India, India

SR Design Engineer2

Hyderabad, India, India

SR Design Engineer 2

Hyderabad, India, India

Staff Verification Engineer

Hyderabad, India, India

Staff Software Engineer

Hyderabad, India, India

SR CAD ENGR 1

Hyderabad, India, India