UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Design Engineer

155352
San Jose, CA, United States
May 13, 2018

Share:

Job Description

Description

Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. Our All Programmable devices underpin today's most advanced electronics. Among the broad range of end markets we serve are:

  • Aerospace/Defense
  • Automotive
  • Broadcast
  • Consumer
  • High Performance Computing
  • Industrial / Scientific / Medical (ISM)
  • Wired
  • Wireless

 

Oversee definition, design, verification, and documentation for Xilinx ASIC development. Determine architecture design, logic design, and system simulation. Responsible for developing specification, prototype flows, initial support and development, and support of transition to CAD team of new methodologies and flows for both digital and mixed signal teams. Work with CAD architecture development resources, CAD team resources and design teams to successfully deploy new flows and methodologies. Document new proposals and flow specifications; test and debug prototype flows; perform deployment support for new flows; and provide cross-group training and facilitation of flows and methodologies.
 
#LI-DNI

Education:
  • Bachelor or foreign equivalent in Electronic Engineering, Electrical Engineering, or related field.
Experience:
  • 5 years of progressive experience as Design Engineer, Principal RF/Mixed Signal Engineer, or related occupation. 
Special Requirements:
  • Must have at least 3 years of prior work experience in the following: 
    1. Sub-micro physical silicon design at 16nm nodes.
    2. Industry standard EDA flows/tools including Virtuoso Custom Editor, ICC/ICC2/Innovus or Aprisa PnR tools, Calibre LVS+DRC tools, and Primetime STA at 16nm nodes.
    3. Silicon design technical concepts and methodologies to educate design teams via common document formats via in-person presentations.
    4. Position requires less than 10% travel, fully reimbursed by employer.

#LI-DNI

Share:
 

Similar Jobs

Financial Analyst

San Jose, CA, United States

Staff Systems Design Engineer

San Jose, CA, United States

Heterogeneous Computing Runtime Engineer

San Jose, CA, United States

IP Solutions Product Marketing Manager

San Jose, CA, United States

SOC Verification and Testing Engineer

San Jose, CA, United States

Senior ASIC/SOC Design Engineer

San Jose, CA, United States

Staff Technical Writer

San Jose, CA, United States

Staff Storage Engineer

San Jose, CA, United States

Senior Staff Hardware Design Engineer

San Jose, CA, United States

Senior Information Security Architect

San Jose, CA, United States

HLS Staff Development Engineer

San Jose, CA, United States

Staff Analog/Mixed-Signal Design Engineer

San Jose, CA, United States

Senior Product Applications Engineer

San Jose, CA, United States

Datacenter IP Senior Design Engineer

San Jose, CA, United States

Datacenter IP Senior Staff Design Engineer

San Jose, CA, United States

Product Engineer - NPI Operations

San Jose, CA, United States

Senior Design Engineer (System Verification)

San Jose, CA, United States

Design Engineer

San Jose, CA, United States

Software Engineer (System Software)

San Jose, CA, United States

Senior HRIS Business Analyst

San Jose, CA, United States

Hardware Design Verification Engineer

San Jose, CA, United States

Static Timing Analysis Engineer

San Jose, CA, United States