UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Design Engineer

155352
San Jose, CA, United States
May 13, 2018

Share:

Job Description

Description

Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. Our All Programmable devices underpin today's most advanced electronics. Among the broad range of end markets we serve are:

  • Aerospace/Defense
  • Automotive
  • Broadcast
  • Consumer
  • High Performance Computing
  • Industrial / Scientific / Medical (ISM)
  • Wired
  • Wireless

 

Oversee definition, design, verification, and documentation for Xilinx ASIC development. Determine architecture design, logic design, and system simulation. Responsible for developing specification, prototype flows, initial support and development, and support of transition to CAD team of new methodologies and flows for both digital and mixed signal teams. Work with CAD architecture development resources, CAD team resources and design teams to successfully deploy new flows and methodologies. Document new proposals and flow specifications; test and debug prototype flows; perform deployment support for new flows; and provide cross-group training and facilitation of flows and methodologies.
 
#LI-DNI

Education:
  • Bachelor or foreign equivalent in Electronic Engineering, Electrical Engineering, or related field.
Experience:
  • 5 years of progressive experience as Design Engineer, Principal RF/Mixed Signal Engineer, or related occupation. 
Special Requirements:
  • Must have at least 3 years of prior work experience in the following: 
    1. Sub-micro physical silicon design at 16nm nodes.
    2. Industry standard EDA flows/tools including Virtuoso Custom Editor, ICC/ICC2/Innovus or Aprisa PnR tools, Calibre LVS+DRC tools, and Primetime STA at 16nm nodes.
    3. Silicon design technical concepts and methodologies to educate design teams via common document formats via in-person presentations.
    4. Position requires less than 10% travel, fully reimbursed by employer.

#LI-DNI

Share:

Similar Jobs

Senior Software Engineer (DevOps)

San Jose, CA, United States

System Validation Engineer

San Jose, CA, United States

Corporate Events Program Manager

San Jose, CA, United States

Senior Engineer RTL Design

San Jose, CA, United States

Cloud Technology Intern

San Jose, CA, United States

FPGA Fabric Architecture

San Jose, CA, United States

NPI Planner / Supply Chain Analyst

San Jose, CA, United States

Writer/Communications Project Specialist

San Jose, CA, United States

Senior STA Timing Design Engineer

San Jose, CA, United States

Senior Marketing Campaign Manager

San Jose, CA, United States

Datacenter Field Applications Engineer

San Jose, CA, United States

Director of Strategic Planning and Operations

San Jose, CA, United States

Legal Team Intern

San Jose, CA, United States

Staff Technical Sales Engineer

San Jose, CA, United States

Datacenter Ecosystem & Partner Manager

San Jose, CA, United States

CAD Engineer (EM/IR)

San Jose, CA, United States

Staff Treasury Analyst

San Jose, CA, United States

Staff Software Engineer (Systems)

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Design Engineer (Memory Interface Design)

San Jose, CA, United States

Staff Design Engineer (DSP Architecture)

San Jose, CA, United States

Staff Design Engineer (Analog/Mixed-signal)

San Jose, CA, United States

For technical assistance, please contact xilinx_ta_support@xilinx.com