UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Physical Design/Implementation Engineer, ASIC

155317
San Jose, CA, United States
Jul 12, 2018

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team! 

  • The candidate will perform Netlist to GDS implementation of digital designs
  • The candidate will be responsible for completion of tasks that include floor planning and partitioning, synthesis, formal verification, place and route, clock tree synthesis, signal integrity analysis and timing closure.
  • Develop and implement plans to synthesize, implement including Design-For-Test (DFT) and close timing on complex digital integrated circuits at the block level (100K to 1M+ gates) which are coded in VHDL/Verilog
  • Design, implement and maintain synthesis, DFT and Static Timing Analysis scripts using best-in-class methodologies
  • Extensive experience in static timing analysis, power and noise analysis and back-end verification across multiple projects
  • Analyze log and report files to ensure the tools are getting the required results and make adjustments to the scripts to get the required results within the scheduled milestones
  • Provide/propose new/enhance synthesis, DFT and STA flow and methodology
  • Experience in Design-For-Test tools & methodologies (Scan chains, ATPG, BIST, Fault models, Fault Coverage and generation)
  • Demonstrated proficiency with backend design EDA tools Synopsys or Cadence
  • Experience with Verilog/VHDL and Digital Design Principles
  • Work with various design groups across different disciplines (Logic, Circuits, DFT & Layout) to meet timing closure, area, power, and performance requirements
  • Communicate regularly with the project teams world-wide to resolve issues and to ensure meeting targeted goals and schedule
  • Successfully track records of taping out complex SOC in 16nm and beyond
  • Working knowledge of deep sub-micron routing issues as they relate to power and timing
  • Strong scripting skills in Perl, TCL and Shell, particularly in synthesis & timing analysis
  • Document all the back end deliverables
  • Lead the team as the technical advisor and mentor other engineers
  • Self-motivated team worker, good verbal and written communication skills

 

Education Requirements and Experience

BS degree in Engineering (e.g. Electrical, Mechanical, Industrial, etc) or equivalent practical experience. 
5+ years of experience in ASIC physical design flows and methodologies in 7nm, 16nm and 28nm process nodes. Multiple foundry experience. 
Experience in physical design flows and methodologies (including synthesis, place and route), STA, formal verification, CDC and power analysis using tools such as Design Compiler, ICC/ICC2, Innovus/EDI, Primetime, Conformal, Spyglass and Power Artist. Experience with scripting in TCL, Perl, Python. Strong written, verbal and debugging skills. Knowledge of DRAM memory controller design and architecture is a plus

Share:

Similar Jobs

Financial Analyst

San Jose, CA, United States

Staff Systems Design Engineer

San Jose, CA, United States

Heterogenous Computing Runtime Engineer

San Jose, CA, United States

IP Solutions Product Marketing Manager

San Jose, CA, United States

SOC Verification and Testing Engineer

San Jose, CA, United States

Senior ASIC/SOC Design Engineer

San Jose, CA, United States

Staff Technical Writer

San Jose, CA, United States

Staff Storage Engineer

San Jose, CA, United States

Senior Staff Hardware Design Engineer

San Jose, CA, United States

Senior Information Security Architect

San Jose, CA, United States

HLS Staff Development Engineer

San Jose, CA, United States

Staff Analog/Mixed-Signal Design Engineer

San Jose, CA, United States

Senior Product Applications Engineer

San Jose, CA, United States

Datacenter IP Senior Design Engineer

San Jose, CA, United States

Datacenter IP Senior Staff Design Engineer

San Jose, CA, United States

Product Engineer - NPI Operations

San Jose, CA, United States

Senior Design Engineer (System Verification)

San Jose, CA, United States

Design Engineer

San Jose, CA, United States

Software Engineer (System Software)

San Jose, CA, United States

Senior HRIS Business Analyst

San Jose, CA, United States

Hardware Design Verification Engineer

San Jose, CA, United States

Static Timing Analysis Engineer

San Jose, CA, United States