UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Staff Design Engieer - MPSoC RTL design of complex subsystems

153622
Hyderabad, India, India
Jun 4, 2018

Share:

Job Description

Description

This position is for MPSoC RTL design team in Hyderabad, which does significant part of Xilinx system-on-chip design that resides inside Xilinx FPGA devices.  The requirement is based on new 7nm SoC development which uses the design flow using standard cell based design methodology.  You'll be responsible for contributing for the frontend RTL design of complex subsystems. It involves taking design to micro-architecture and  implementation from SOC Architecture specifications, owning, designing and driving subsystem IP design that includes  microarchitecture, RTL design/Integration, design quality checks like lint, CDC, synthesis and static timing constraints development and validation.
During various design cycle you’ll be able to interact cross-functional teams thus leading and resolving design issues, achieving better subsystem performance, helping linux driver development issues related to design. The job will  require experience in ARM based SoC’s  and few core peripheral[as mentioned below] in a IO sub-system design and integrated silicon product development.
 
Essential Duties , Competencies & Responsibilities include, but not limited to:
  • 10+ years of experience in SoC/IP RTL design/SoC Integration
  • Expertise in Protocols like SD Host 3.0/4.0, Gigabit Ethernet, low speed peripherals(I2C, SPI, UART etc)
  • Work experience in ARM CPU based SOC system is required
  • Good AXI based system and AXI bus knowledge is must have
  • Must have synthesis and STA constraints experience for at least 1 SoC
  • Should have knowledge in clock domain crossing (CDC), Linting and fishtail constraint analyzer knowledge
  • Team player with ability to work with multisite and local teams
  • Should have ASIC/SOC design flow competency
  • Should be able to own SoC level tasks for system/subsystem IPs
  • Need Excellent communication skill and sound debugging skills  

Education Requirements : BTec/MTech EE / EC from premier institutes.

Years of Experience: 10+ years 
Share:

Similar Jobs

Sr Layout Design Engineer

Hyderabad, India, India

Layout Design Engineer

Hyderabad, India, India

Senior Place and Route Design Engineer

Hyderabad, India, India

Design Engineer 1

Hyderabad, India, India

Design Engineer

Hyderabad, India, India

Senior Design Engineer 1

Hyderabad, India, India

Design Engineer 2

Hyderabad, India, India

SR Design Engineer - 1

Hyderabad, India, India

System Validation Engineer

Hyderabad, India, India

Product Marketing Engineer-2

Hyderabad, India, India

Software Engineer 2

Hyderabad, India, India

Senior Product Applications Engineer

Hyderabad, India, India

Sr Verification Engineer

Hyderabad, India, India

Senior Software Engineer 2

Hyderabad, India, India

Senior Product Applicaitons Engineer

Hyderabad, India, India

Senior STA Engineer

Hyderabad, India, India

Senior Staff Manager

Hyderabad, India, India

Software Engineer 2

Hyderabad, India, India

Senior CAD Engineer

Hyderabad, India, India

Senior Design Engineer 1

Hyderabad, India, India

Senior Design Engineer 1

Hyderabad, India, India

Senior Software Engineer - Architecture

Hyderabad, India, India

For technical assistance, please contact xilinx_ta_support@xilinx.com