📁
Design Engineering
📅
153497 Requisition #
Apply for Job
Recommend to a Friend
Sign Up for Job Alerts
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. Our All Programmable devices underpin today's most advanced electronics. Among the broad range of end markets we serve are:

  • Aerospace/Defense
  • Automotive
  • Broadcast
  • Consumer
  • High Performance Computing
  • Industrial / Scientific / Medical (ISM)
  • Wired
  • Wireless


    Job Summary :


    This exciting position in the Xilinx IP Engineering group as the high speed link u-architect and lead designer will provide the individual with an opportunity to demonstrate strong technical leadership in Xilinx next generation high speed serial link IP solutions. Join us in providing innovative IP solutions as we embark on our journey in providing world class high speed link designs running at well over 25Gbs for Xilinx All Programmable FPGA platforms

    As a Senior Staff Engineer you will work as part of a team responsible for all phases of product development from definition to execution and Productization. Senior Staff Design engineers are expected to participate in and lead all aspects of technical projects including: new product exploration, evaluating emerging technologies, working closely with Product marketing managers and end customers, u-Architecture development for individual IPs or IP subsystems, leading cross-functional IP teams from front-end development through Productization

    This position requires the individual to be creative, team-oriented, technology savvy, able to u-architect and lead complex designs given a high level architecture and willing to directly work with customers on new product definition

    Essential Functions:

    • A major part of your responsibility will be to take a lead technical role in all phases of the product development cycle from architecture through implementation, prototyping, validation and support including:
    • Evaluating emerging technologies and identifying the FPGA opportunities in the domain of high speed link design
    • Be the main liaison from the IP engineering team to the high speed IO design team and be the local high speed link design expert
    • Contribute to new architectures, usually within an established strategic direction
    • Evaluating and executing design and development plans for IPs
    • u-Architecture, design, documentation, prototyping
    • Participating in and acting as a senior technical reviewer for various architecture and implementation reviews within the development organization
    • Working with stakeholders to develop comprehensive testing plans including Compliance and Interop testing
    • Defining work required to design, implement and test new products. Identifies problems well in advance and proposes solutions
    • As technical leader of a team, you will act as a technical advisor and resource to other engineers
    • Critically Review and provide feedback on the Design Implementations and Verification plans
    • Acting as technical advisor to engineering management

    Job Requirements

    Strong oral and written communication skills are essential
    Ability to work collaboratively with other engineers and have strong influencing and leadership skills
    Detailed understanding and proven track record of developing leading edge standard and proprietary high speed interfaces like PCIe, Ethernet
    Good understanding of high speed IO design aspects and its impact on digital design
    Clear understanding of physical layer to IO interface and familiarity with best known practices to keep this interface clean and simple
    Experience in system level validation and debug of high speed interfaces
    Familiarity with electrical challenges that come with high speed link design
    Detailed knowledge of PCIe is a plus
    Experience with high speed link designs above 10Gbps line rate is a plus
    The ideal candidate will be a proactive contributor and subject matter expert
    Ability to effectively communicate with customers about existing and new product directions and technology. 
    Individual must work effectively with Director and Senior Director level employees within the function, across functions and with external parties. 
    To be successful, this individual must demonstrate favorable results through leadership and influencing multiple individuals and groups. 
    Contributes, explicitly or by example, to the standards and processes used by Xilinx or product development. 

    Education and Experience :

    A minimum of 10 years of experience is required. 
    A Bachelor of Science Degree in Electrical Engineering or Computer Science, a Master Degree, or a PhD; or equivalent experience is required. 
    Demonstrated ability to have completed multiple, complex technical projects. 
    Demonstrated ability to provide technical advice, leadership, and direction to more junior engineers.

    Previous Job Searches

    Activity Feed

    35908
    Job shares through Xilinx
    Someone applied to the Staff Analog Design Engineer position. 13 minutes ago
    Someone applied to the Senior DevOps Engineer position. About an hour ago
    Someone applied to the Software Engineer (EDA Optimization) position. About an hour ago
    Someone applied to the Engineering Intern position. About an hour ago
    Someone applied to the Senior FPGA /ASIC Design Engineer position. 2 hours ago

    Similar Listings

    India, India, Hyderabad, XITS, Hyderabad, India

    📁 Design Engineering

    Requisition #: 153253

    India, India, Hyderabad, XITS, Hyderabad, India

    📁 Design Engineering

    Requisition #: 153483

    India, India, Hyderabad, XITS, Hyderabad, India

    📁 Design Engineering

    Requisition #: 153481

    Equal Employment Statements

    UNITED STATES: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation. The information requested here is used only in compliance with US Federal laws and is not gathered for employment decisions. Responses are strictly voluntary, and any information provided will remain confidential. If you choose not to "self-identify", you will not be subject to any adverse treatment.

    CANADA and EUROPE: Xilinx is an equal opportunities employer.

    SINGAPORE and AUSTRALIA: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to age, race, gender, religion, marital status and family responsibilities, disability or sexual orientation.

    CHINA, HONG KONG, KOREA, PHILIPPINES and TAIWAN: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation.