📁
Design Engineering
📅
153552 Requisition #
Apply for Job
Recommend to a Friend
Sign Up for Job Alerts
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. Our All Programmable devices underpin today's most advanced electronics. Among the broad range of end markets we serve are:

  • Aerospace/Defense
  • Automotive
  • Broadcast
  • Consumer
  • High Performance Computing
  • Industrial / Scientific / Medical (ISM)
  • Wired
  • Wireless

 

The recently announced Xilinx reVISION stack enables a fast growing set of applications which need a combination of machine-learning, computer-vision, sensor-fusion and connectivity. The Xilinx reVISION stack enables a broad set of software and systems engineers, with little or no hardware design expertise to develop intelligent vision guided systems easier and faster. The applications span a number of markets such as high end consumer, automotive, industrial, medical, and aerospace & defense. Next generation applications include collaborative robots or 'cobots', 'sense and avoid' drones, augmented reality, autonomous vehicles, automated surveillance and medical diagnostics. 

The stack enables the fastest path to the most responsive vision systems, with up to 6x better images/second/watt in machine learning inference, 40x better frames/second/watt of computer vision processing, and 1/5th the latency over competing embedded GPUs and typical SoCs. Developers with limited hardware expertise can use a C/C++/OpenCL development flow with industry-standard frameworks and libraries like Caffe and OpenCV to develop embedded vision applications on a single Zynq® SoC or MPSoC. Leveraging the unique advantages of reconfigurability and any-to-any connectivity, developers can use the stack to rapidly develop and deploy upgrades. Reconfigurability is critical to 'future proof' intelligent vision-based systems as neural networks, algorithms, sensor technologies and interface standards continue to evolve at an accelerated pace.

 

The Xilinx reVISION stack includes a broad range of development resources for platform, algorithm and application development. This includes support for the most popular neural networks including AlexNet, GoogLeNet, SqueezeNet, SSD, and FCN. Additionally, the stack provides library elements including pre-defined and optimized implementations for CNN network layers, required to build custom neural networks (DNN/CNN). The machine learning elements are complemented by a broad set of acceleration-ready OpenCV functions for computer vision processing. For application level development, Xilinx supports industry-standard frameworks including Caffe for machine learning and OpenVX for computer vision. The reVISION stack also includes development platforms from Xilinx and third parties, including various types of sensors.

 

Job Summary:

The team which is powering the reVISION stack is entirely based out of our Hyderabad Design Centre and is currently looking to expand and enrich the stack of accelerator IPs with new algorithms. As part of this effort, we are looking to scale the team with enthusiastic, self-driven hardware design engineers and tech-leads who are willing to take on the challenge of creating and enhancing the building blocks which will power the next Generation of artificially-intelligent vision-based systems using Xilinx FPGAs. As a techno-manager you will work as part of a team responsible for all phases of product development and are expected to engage with product development teams in India and other Xilinx Development Centers (US).

 

Job Requirements:

  • B.E/M.E/M.Tech or B.S/M.S in EE/ECE with at least 10+ years of relevant experience in ASIC/FPGA design.
  • Proven end to end design of complex IP using Verilog/System-Verilog/High-Level-Synthesis Languages.
  • Strong Micro-Architecture and RTL Design experience.
  • Strong domain knowledge of interfaces which include AXI streaming etc
  • Strong knowledge of digital electronics and digital systems
  • Strong debugging skills
  • Knowledge of FPGA architecture and working experience with Xilinx Implementation tools is an added advantage
  • Having System level knowledge / Validating IP at system level and prior working knowledge of the Xilinx implementation tools 
  • will be a definite plus
  • Experience of GPU/DSP design is a plus.
  • Understanding of computer-vision and deep-learning algorithms is a huge plus.
  • Understanding of hardware/software interface is a plus.
  • Self-driven, motivated, result oriented individual with superior academic achievements
  • Excellent interpersonal, written, group communication and problem solving skills
  • Good organizational and execution skills with ability to multi-task and prioritize

 

Job Requirements:

  • B.E/M.E/M.Tech or B.S/M.S in EE/ECE with at least 10+ years of relevant experience in ASIC/FPGA design.
  • Proven end to end design of complex IP using Verilog/System-Verilog/High-Level-Synthesis Languages.
  • Strong Micro-Architecture and RTL Design experience.
  • Strong domain knowledge of interfaces which include AXI streaming etc
  • Strong knowledge of digital electronics and digital systems
  • Strong debugging skills
  • Knowledge of FPGA architecture and working experience with Xilinx Implementation tools is an added advantage
  • Having System level knowledge / Validating IP at system level and prior working knowledge of the Xilinx implementation tools 
  • will be a definite plus
  • Experience of GPU/DSP design is a plus.
  • Understanding of computer-vision and deep-learning algorithms is a huge plus.
  • Understanding of hardware/software interface is a plus.
  • Self-driven, motivated, result oriented individual with superior academic achievements
  • Excellent interpersonal, written, group communication and problem solving skills
  • Good organizational and execution skills with ability to multi-task and prioritize

Previous Job Searches

Activity Feed

36099
Job shares through Xilinx
Someone applied to the Staff Software Engineer (OpenCL) position. 17 minutes ago
Someone applied to the Staff ASIC/FPGA Verification Engineer position. About an hour ago
Someone applied to the Investor Relations Director position. 2 hours ago
Someone applied to the Verification Engineer position. 2 hours ago
Someone applied to the Staff Software Engineer - Device Timing position. 2 hours ago

Similar Listings

India, India, Hyderabad, XITS, Hyderabad, India

📁 Design Engineering

Requisition #: 153253

India, India, Hyderabad, XITS, Hyderabad, India

📁 Design Engineering

Requisition #: 153483

India, India, Hyderabad, XITS, Hyderabad, India

📁 Design Engineering

Requisition #: 153481

Equal Employment Statements

UNITED STATES: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation. The information requested here is used only in compliance with US Federal laws and is not gathered for employment decisions. Responses are strictly voluntary, and any information provided will remain confidential. If you choose not to "self-identify", you will not be subject to any adverse treatment.

CANADA and EUROPE: Xilinx is an equal opportunities employer.

SINGAPORE and AUSTRALIA: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to age, race, gender, religion, marital status and family responsibilities, disability or sexual orientation.

CHINA, HONG KONG, KOREA, PHILIPPINES and TAIWAN: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation.